Continue to Site

Welcome to

Welcome to our site! is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help needed in hardware co-simulation

Not open for further replies.


Newbie level 3
Mar 7, 2009
Reaction score
Trophy points
Activity points
hardware co simulation

can anyone please help in guiding hardware co-simulation on xilinx ML505 vertex 5 board?????
please ...!

What is your SW platform? What kind of co-simulation are you looking for?


thank u so much for your reply..


in above figure iam able to generate HDL netlist for my target device vertex5 xc5vlx110t-ff1136

but i wanna do hard ware co-simulation, so in system generator token i took option "Hardware co-simulation" as shown below, but my target board ML505 is not in the list, so i chose "New Compilation Target".


and how to fill those options?
can u please help me..!!

if images above are not clear u can go here and zoom

**broken link removed**

Ok, now it is easier to understand what you mean.

I am very surprised that you can not see ML505 in the list of the boards.

I no longer have access to system-generator so I am not able to do this myself, but I am 100% sure that the problem is in the system installation of your software.

Allmost all the examples and classes in Xilinx system generator are using the ML505 as their main platform.

Did you look at the following page and the files in it?

There they have provided almost all the information for the EDK and ISE, but I can not find any support for the DSP package.

I am pretty sure that the board definition from the EDK can be used in your environment.

I have attached the board definition of the ML505, you can see if you have this in your system or not.

Let me know if this helps, or else we can try to find another way to solve the problem.

Best regards,
/Farhad Abdolian

Hi Again,
I think I got your answer. Based on the documentation from Xilinx, the difference between the ML505, 506 and 507 is only the type of FPGA on those boards.

• ML505 is populated with the Virtex-5 XC5VLX50T device
• ML506 is populated with the Virtex-5 XC5VSX50T device
• ML507 is populated with the Virtex-5 XC5VFX70T device

So, what you need to do is to find the board definition for the ML506, copy the whole directory into ML505, then change any preference to the ML506 in that directory to ML505 and all the references to XC5VLX50T with XC5VSX50T
And then you are ready o use that board definition file in your project without any problems.

For more information, take a look at UG349 from Xilinx (you can find it on their site).

For EDK you can refer to these directories:

I am not sure why Xilinx does not support the other members of the same board, but after changing the board definition file, you can follow the steps in the tutorial linked on this directory for ML506:

I am curious to see if this works for you, so please keep me informed,

Best regards,
/Farhad Abdolian

Not open for further replies.

Part and Inventory Search

Welcome to