Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
in above figure iam able to generate HDL netlist for my target device vertex5 xc5vlx110t-ff1136
but i wanna do hard ware co-simulation, so in system generator token i took option "Hardware co-simulation" as shown below, but my target board ML505 is not in the list, so i chose "New Compilation Target".
and how to fill those options?
can u please help me..!!
if images above are not clear u can go here and zoom
So, what you need to do is to find the board definition for the ML506, copy the whole directory into ML505, then change any preference to the ML506 in that directory to ML505 and all the references to XC5VLX50T with XC5VSX50T
And then you are ready o use that board definition file in your project without any problems.
For more information, take a look at UG349 from Xilinx (you can find it on their site).