Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help needed-cmos layout from verilog or vhdl code in riviera

Thread starter suru
Start date Apr 9, 2009

Status: Not open for further replies.

Apr 9, 2009

#1

S

suru

Full Member level 3

riviera

how get cmos layout from verilog code or vhdl code in riviera software.plz help me....

Status: Not open for further replies.

Similar threads

N
Add EMIF IP to VHDL code
- Started by nelky22
- Mar 16, 2024
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
R
[SOLVED] VHDL code "skip" a line in write procedure
- Started by Raeiu
- Jan 19, 2024
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
I
concatenation in VHDL?
- Started by irfanraina1@123
- Feb 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top