HELP:need Advanced chip synthesis tutorial of synopsys.

Similar threads

• C

  Hierarchical synthesis vs flatten synthesis

  • Started by chevuturi
  • Jan 5, 2024
  • Replies: 6

  ASIC Design Methodologies and Tools (Digital)
• K

  [SOLVED] Synthesis using Synopsys Design Compiler of Verilog Encrypted Source Code File (.vp file) that was generated using Synopsys VCS

  • Started by Kyrillos Magdi
  • May 7, 2023
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• S

  instantiate an analog macro inside digital top (synthesis)

  • Started by sherifsherif
  • Feb 10, 2024
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• J

  Synopsys IC Compiler Verilog Parser Error

  • Started by jastor1329
  • Nov 1, 2023
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• X

  parsing error when read library model in synopsys tmax

  • Started by xiaoqi
  • Dec 29, 2023
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)