Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me deciding topic of PhD related to ADC design

Status
Not open for further replies.

Usman Hai

Full Member level 3
Joined
Apr 8, 2004
Messages
158
Helped
12
Reputation
24
Reaction score
9
Trophy points
1,298
Location
Canada
Activity points
1,230
help in deciding phd topic

Hi all,
it sounds foolish to ask about my topic of PhD, but I need some little comments from senior guys. I am doing some research in ADC area for some months. I just need to hear from you that what could be new area in ADC design which you can foresee for near future. I know now digitally assisted ADC are popular, and I know there are many issues now a days which could lead to full PhD thesis, but if you could give your personal views that if were asked to start PhD in some specific area of ADC what you will choose and why?
I know its a general topic but who knows your few lines will change my (or someone else) course of phd.
Thanks
/Noman Hai
 

deciding on a phd

In my opinion,
1) high resolution with high bandwidth ADC will be required in the future .
2) low power is also needed.
The above conditions are contrary, but if you can push these limits furter , ur works are definitely invaluable.
 

Please do not try to replicate actual topics from industrial engineering.


Try to figure out where for instance is the fundamental power limit for ADC conversion is. I will give you an example: There is this crasy number

"Figure of Merit"

which is the energy used for each conversion step. But the number of steps is

2^ENOB

If you have a pipeline, a sucessive approximation you need a little more than ENOB steps.

Make a critic that this is an arbitray number and nothing more than advertisement mood.

Or another topic. Figure out why there is a very low jitter requirement for an ADC but a mixer with the same spec has a noise floor which is 10's of dB better.

Or complete calibration of everything: Gain, Offset, Nonlinearity, Interleave Timing, Frequency Response Mismatch ....
 

In Pipelined ADC you can try OTA sharing and reduce power at the same time try and increase the bandwidth.. That could be one good project.. Try to figure out some problem statement in this..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top