Help me code a 1st stage ring oscillator in VHDL

Status
Not open for further replies.
G

ganesh018

Newbie level 3
Joined
May 29, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
kollam
Activity points
1,299
can u plz help me in coding a ring oscillator in vhdl?my project is generation of true random numbers in fpga.its 1st stage is ring oscillator plz help
 

ring oscillator

It's just a logic cell delay chain. You need to use tool specific synthesis attributes to prevent the design compiler from removing redundant logic cells.

Altera has a design cookbook, also covering true random generators:https://www.altera.com/literature/manual/stx_cookbook.pdf
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…