Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help for passing parameter or define from command line

Status
Not open for further replies.

joder

Newbie level 6
Joined
Oct 2, 2009
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,356
Dear all,
Currently I need to maintain a old testbench which uses parameter for the test program's path and the test filename.
I need to complete a regression which requires to automatically change the path and file name of those test programs.
So far, I get the info about deprecated defparam usage from command line of verilog-xl or ncverilog.

Could anyone suggest me what or how i should do to complete the regression?
I use cadence IUS 5.8 for simulation. It just keeps output errors and warnings. No matter I use 'define for the parameter in the source code and passing new definition arg by +define, it just couldn't accept the writing.

Thanks!~
 

You need to supply us with more info, for example, the log file with the errors.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top