I have attached the image here. May be it will be very easy to understand.
What is wrong here. I have done my works into .sv file. I do not understand what's wrong i have done here. Does the problem occur due to the absence of the system verilog library file? can anybody help me in this regard.