Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

help for 14bit pipeline adc digital correction

Status
Not open for further replies.

windfire

Newbie level 5
Joined
Jun 12, 2007
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,342
adc pipeline +post correction

hello everyone:
i am designning a 14bit pipeline adc, I used simulink to maike pipeline model,
first stage is a 4bit MDAC(gain*8),output 5bit data; then eight stages (1.5bit)(output 16bit data);the last stage is a 3bit flash adc.
the middle 8 stages 1.5bit MDAC and the 3bit flash adc, i used the digital correction way, it was correction.
but i am confused how to deal with the relationship between the first stage (5bit data) and the second stage's MSB.
anyone can help me~
thx

Added after 2 minutes:

sorry, 4bit MDAC gain is 8, output 5 bit data
 

JoannesPaulus

Advanced Member level 3
Joined
Mar 19, 2008
Messages
773
Helped
233
Reputation
466
Reaction score
134
Trophy points
1,323
Location
USA
Activity points
5,006
I am not sure I understand your question... Are you asking how to add them to the next stage output?
I am also confuse on your topology: 4-bit for the first stage, 1.5-bit for the next 8 stages and 3-bit flash?

If this is the case, you need to properly align the output of each stage and then sum them using the correct bit weight.
 

    windfire

    points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top