Nov 10, 2010 #1 H hokmabadi Newbie level 3 Joined Nov 26, 2009 Messages 4 Helped 1 Reputation 2 Reaction score 1 Trophy points 1,283 Activity points 1,295 I want to write a Verilog model of a pipelined circuit which its output is y[n] = max{xi[n], 1<i<6}. The inputs and outputs are all m-bit signed 2’s-complement integers. plz help. thnx
I want to write a Verilog model of a pipelined circuit which its output is y[n] = max{xi[n], 1<i<6}. The inputs and outputs are all m-bit signed 2’s-complement integers. plz help. thnx