Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help about bandgap circuit design

Status
Not open for further replies.

holddreams

Full Member level 6
Joined
Aug 2, 2005
Messages
351
Helped
15
Reputation
30
Reaction score
7
Trophy points
1,298
Location
Shanghai
Activity points
4,243
I design a circuit just like the one on razavi's book.
I run a .tran analysis ,given vdd a pwl

but in tt_corner and ss_corner,the output change about 10mv,too big,

how should i do?

thx.
 

walker8764

Junior Member level 2
Joined
Jan 3, 2006
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,469
what is "tt corner"? should be "ff corner"?
 

Robert Qi

Member level 2
Joined
Sep 24, 2005
Messages
49
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Location
Shenzhen, P.R China
Activity points
1,689
holddreams, you can do temp sweep of every corer.
change the R ratio to get zero coefficient curves.Voltage varies 10mv with temperature in one corner is too big.
But I think for different corners 10mv is not too big.

walker8764, tt means typical nmos and typical pmos
ff means fast nmos and fast pmos
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top