hello every one can any one help me regarding my project

Similar threads

• Z

  [SOLVED] Why "The Memory Controller has one address channel?"

  • Started by zzzhhh
  • Jun 20, 2023
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• Error: [127205403]: CMPPF_010: A design must contain at least one net.

  • Started by billdro
  • Jun 20, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  can one input clock port be connected to two MMCM for different frequency out?

  • Started by skyworld_cy
  • Dec 22, 2022
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  Why wont Quartus Prime detect my FPGA?

  • Started by AstarothJx
  • Oct 14, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  [SOLVED] any free SGMII IP for vivado

  • Started by aminpix
  • Oct 6, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design