Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

HDL (VHDL or verilog) implementation of WRED

Status
Not open for further replies.

bjaffa

Newbie level 2
Joined
Apr 22, 2003
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Salt Lake City, Utah
Activity points
20
WRED HDL implementation

Can anyone point me to and HDL (VHDL or verilog) implementation of WRED or a arcticle on how to generate the HDL for the WRED algorithm?

Thanks
 

CRiSP

Full Member level 2
Joined
May 28, 2001
Messages
122
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
577
Re: WRED HDL implementation

bjaffa said:
Can anyone point me to and HDL (VHDL or verilog) implementation of WRED or a arcticle on how to generate the HDL for the WRED algorithm?

Thanks
are you doing QoS?

you can first search the C code of wred in www.google.
then ,you can write verilog/vhdl if you understand specific/c program.

Recently,i implement the wred verilog algorithm with verilog.
 

bjaffa

Newbie level 2
Joined
Apr 22, 2003
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Salt Lake City, Utah
Activity points
20
WRED HDL implementation

Thanks,

I am fimiliar with the C code (FLOYD, 1993) but the HDL
implementation is the problem.
I have read where the Ave Queue size can be genereated
with 2 additions and 1 shift operation, I have not found and specific
information how this is done.
Also the probability function implementation is confusing.
Are there any specific examples available?

Thanks
 

CRiSP

Full Member level 2
Joined
May 28, 2001
Messages
122
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
577
Re: WRED HDL implementation

bjaffa said:
Thanks,

I am fimiliar with the C code (FLOYD, 1993) but the HDL
implementation is the problem.
I have read where the Ave Queue size can be genereated
with 2 additions and 1 shift operation, I have not found and specific
information how this is done.
Also the probability function implementation is confusing.
Are there any specific examples available?

Thanks
In fact,Verilog language is the same as C.the difference is floating algorithm.BTW,which wred c program are you studying?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top