having problem using while loop in vhdl

Burns111 · May 27, 2013

Code:

clkloop: process
begin
while not complete loop
clock<=0;wait for 10ns;
clock<=1; wait for 10ns;
end loop; 
wait;
end process clkloop;

Can someone please explain this above code to me line by line?

lucbra · May 28, 2013

all sites dedicated to VHDL can explain this while loop

Code VHDL - [expand]
1
2
3
4
5
6
7
8
9
10
clkloop: process
begin
   while not complete loop -- start the loop if complete is not true
      clock <= '0';      -- assign '0' to clock
      wait for 10ns;    -- wait 10 ns
      clock <= '1';      -- now assign '1' to clock
      wait for 10ns;   -- again wait for 10 ns
   end loop;             -- if complete is still not true, jump to beginning of the loop and restart, clock will toggle between '0' and '1' with period is 20 ns (50 MHz)
   wait; -- forever     -- if end of loop (complete = true) stop the process
end process clkloop;

TrickyDicky · May 28, 2013

So what was the problem?

having problem using while loop in vhdl

Burns111

Newbie level 1

lucbra

Advanced Member level 2

TrickyDicky

Advanced Member level 7

Similar threads

having problem using while loop in vhdl

Burns111

Newbie level 1

lucbra

Advanced Member level 2

TrickyDicky

Advanced Member level 7

Similar threads

Privacy & Transparency

Privacy & Transparency