Having a problem with less pk to pk clock

T

toPVR

Newbie
Joined
Jan 5, 2024
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
we are using AX3DAF1-156.2500T (156.25 MHZ LVDS output) its output with fewer pk to pk than the 250mV clock in the Oscillator and clock offsets to 3.3V, we are routing this clock to CLOCK buffer
 

Sort by date Sort by votes
Please clarify how the LVDS output is loaded and how you are measuring? Specification is pretty clear. Either your operation conditions are wrong or the device is defective.
 

Upvote 0 Downvote
You must log in or register to reply here.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…