Re: False Path
For any signal which enters a particular clock domain, timing check is done and error is reported if timing is not met. But some of these signals from design perspective you know that wouldnt affect your timeing. (For eg static register signals which are stable immediately after reset)
The differentiation of false path signals can be done only by design engineers and not by back end people. Once a timing violation has been reported it is the duty of the design engineer to analyze the path and come to a decision if the signal transition will create timing issues in the cross over domain.
Cheers,
eChipDesign
=====================================================
eChip Design Labs
VLSI Training for Verilog and System Verilog
Nagercoil, TamilNadu
**broken link removed**
=====================================================