Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This will prevent encounter from optimizing instance1, instance2, instanceX.
Usually, logic optimization is done during synthesis. In RC, 'set_attribute preserve true [find / -instance dut]' will be converted to 'set_dont_touch [get_cells dut]' in sdc.
the thing is the design contain some memory, but memory complier is not available for hardening the memory. While optimising the rest of the logic, the memory which is realised as flops are also optimised. Reason is SoC encounter see these flops as just instances/standard cell.
As a result, timing cant be closed at desired frequency & is also leading to very high setup & hold violations.
So how to optimise the rest of the design without touching the memory part.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.