Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

gmID Methodology design example

Status
Not open for further replies.

AMSA84

Advanced Member level 2
Advanced Member level 2
Joined
Aug 24, 2010
Messages
577
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
Iberian Peninsula
Visit site
Activity points
6,178
Hi guys,

Can someone tell me where can I find some references and examples to design a OTA amplifier using the gm/ID methodology? Specially some examples.

Kind regards.
 

Thanks erikl.

Do you have any experience using this methodology? Did you got good results designing for example amplifiers with it?

Can you give me some tips on how to start or where should I start?

Regards.
 

Do you have any experience using this methodology? Did you got good results designing for example amplifiers with it?
Yes, I did.

Can you give me some tips on how to start or where should I start?
Just study the articles I gave you. You can get more papers on gm/Id usage and W/L calculation if you have access to IEEE papers.

There's a book which helped me a lot to understand and use this method:
David M. Binkley: Tradeoffs and Optimization in Analog CMOS Design.
 

Thanks for the reply. I'll take a look at that.

By the way erikl, do you know how to do the slew rate test as well as the icmr and offset on a OTA? Can you give me a tip on how to do that?

Regards.
 

erikl, thanks for the reply.

Regarding the gm/ID, I have read almost everything that you have posted on that .rar file. However, I am a bit confused. How can I get those curves that we can see all over the references that you have posted as well as on other references that I have read too?

I see the procedure, I see some calculations, I see some tips, etc, but what I don't see and I think it's the most important is how to get those curves? Geez.

Thanks in advance.
 

... what I don't see and I think it's the most important is how to get those curves?

Which ones do you think of? gm vs. Id is explained several times. The other curves go by sweeping the abscissa parameter; the ordinate parameter can be evaluated with help of the calculator (in the Cādence simulation environment), or by other calculation tools like Matlab or Excel.
 

Hi zulqar. Thanks for the input, however this attached file that you have posted is useless for what I am looking for.

erikl, for example, gm/gds. Where I get the gds? Another example, Cgg?

Moreover, I wonder myself how this can work very well, since all those parameters change with the bias point as well as with the transistor sizes. So I ask, which transistor size I must choose to get all the curves? What bias conditions? Do you understand what I mean?
 

... for example, gm/gds. Where I get the gds? Another example, Cgg?
From a DC analysis, in the transistor parameters. Study the simulation basics!

... since all those parameters change with the bias point as well as with the transistor sizes. So I ask, which transistor size I must choose to get all the curves? What bias conditions? Do you understand what I mean?

I hope so. You run a DC analysis and sweep 1 or 2 parameters, for a special transistor with fixed W and L. For gm/Id you sweep Vgs (or Veff). Otherwise keep the bias constant. Same for frequency sweeps (ac analysis).

And study the textbooks! It's all in there.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top