

MOS-AK workshop
13 Dec. 2008

Sizing CMOS circuits by means of the g_m/I_D
methodology and a compact model.

P.G.A. Jespers
Université Catholique de Louvain
paul.jespers@uclouvain.be

sizing....

find D.C. currents and transistor sizes
meeting :

- a prescribed gain-bandwidth product
- minimal power consumption
- minimal area
- large gain
-

low- voltage, low-power MOS circuits

Outline

Sizing...

- the Intrinsic Gain Stage (I.G.S.)

g_m/I_D semi-empirical methodology

g_m/I_D compact model methodology

L-V, L-P, short channel I.G.S.

- the Miller Op. Amp.



Conclusion

The Intrinsic Gain Stage (I.G.S.)


gain-bandwidth sizing:

find I_D and W/L
achieving ω_T

$$g_m = \omega_T \cdot C$$



1) (strong inversion)




$$g_m = \omega_T C$$

$$A = \frac{g_m}{I_D} V_A = \sqrt{\frac{2\beta}{nI_D}} V_A$$


$$\beta = \mu C'_{ox} \frac{W}{L}$$

$$g_m = \frac{\partial I_D}{\partial V_G} = \sqrt{\frac{2\beta I_D}{n}}$$

$$\frac{W}{L} = \frac{n (\omega_T C)^2}{2\mu C'_{ox}} \cdot \frac{1}{I_D}$$



2) *weak inversion*)




$$g_m = \omega_T C$$

$$I_D = I_o \exp\left(\frac{V_G}{nU_T}\right)$$

$$g_m = \frac{I_D}{nU_T}$$

sizing in moderate inversion?



$$A_{\max} = -\frac{V_A}{nU_T}$$

Outline



Sizing...

- the Intrinsic Gain Stage (I.G.S.)
 - g_m/I_D semi-empirical methodology
 - g_m/I_D compact model methodology
 - L-V, L-P, short channel I.G.S.
- the Miller Op. Amp.

Conclusion

what does g_m/I_D represent ?

$$\left(\frac{g_m}{I_D} \right) = \frac{1}{I_D} \frac{\partial I_D}{\partial V_{GS}} = \frac{\partial}{\partial V_{GS}} \log(I_D)$$



why g_m/I_D ?


- g_m/I_D does not depend on the transistor width
 g_m and I_D are proportional to W
- g_m/I_D bridges a small signal and a large signal quantity

$$g_m \Leftrightarrow I_D$$


- g_m/I_D controls gain, power consumption ...

$$A = \frac{g_m}{I_D} V_A$$

The g_m/I_D sizing methodology (semi-empirical)



Example



$f_T = 1 \text{ GHz}$; $C_o = 1 \text{ pf}$; $L = 120 \text{ nm}$; $V_S = 0$; $V_{DS} = 0.6 \text{ V}$; $W_{\text{max}} = 1 \text{ }\mu\text{m}$;

First paper

A g_m/I_D Based Methodology for the Design of CMOS Analog Circuits and Its Application to the Synthesis of a Silicon-on-Insulator Micropower OTA

F. Silveira, D. Flandre, P.G.A. Jespers

IEEE JOURNAL OF SOLID STATE CIRCUITS, VOL. 31, NO. 9, SEPTEMBER 1996
p. 1314 ...

Outline

Sizing...

- the Intrinsic Gain Stage (I.G.S.)
 - g_m/I_D semi-empirical methodology
 - g_m/I_D compact model methodology
 - L-V, L-P, short channel I.G.S.
- the Miller Op. Amp.

Conclusion

The ACM and EKV compact models

- + *continuous model (saturation, weak to strong inversion)*
- + *few parameters:*
 - n subthreshold slope factor*
 - I_{Su} unary specific current*
 - V_{To} threshold voltage*
- *uniformly doped substrate, no mobility degradation,*
- *gradual channel approximation (1D)*

A.C.M.

- An **MOS transistor model** for analog circuit design
Ana I. Cunha, M.C. Schneider, C. G. Montoro.
IEEE JSSC, vol 33, n°10, oct, 1998.

E.K.V.

- An analytical **MOS transistor model** valid in all regions of operation and dedicated to Low-Voltage and Low-current applications.
Chr. C.Enz, F. Krummenacher, E. A. Vittoz.
Analog Integrated Circuits and Signal Processing, Kluwer Ac. Publ. 1995.

The compact model (1)

drain current normalization

normalized drain current

$$i = \frac{I_D}{I_S}$$

specific current

$$\underbrace{2nU_T^2 \mu C'_{ox} \frac{W}{L}}_{\text{EKV}}$$

EKV

$$I_{Su}$$

$$\frac{1}{2} n U_T^2 \mu C'_{ox} \frac{W}{L}$$


ACM

unary specific current ($W = L$)

The compact model (2)

norm. drain current (*saturation*)

$$i = q^2 + q$$




normalized mobile charge density

$$q = -\frac{Q'_i}{2nU_T C'_{ox}}$$

channel voltage

$$V_P - V = U_T [2(q - 1) + \log(q)]$$




pinch - off voltage

gate voltage

$$V_P = \frac{V_G - V_{To}}{n}$$

The compact model (3)



example : $I_{Du}(V_G)$ of grounded source ($V_S = 0$ V) saturated ($q \Rightarrow q_F$) transistor

parametric method

$$q_F \left\{ \begin{array}{l} i = q_F^2 + q_F \\ V_P = U_T(2(q_F - 1) + \log q_F) \end{array} \right. \Rightarrow \begin{array}{l} I_{Du} = i I_{Su} \\ V_G = nV_P + V_{To} \end{array}$$

% data

UT = .026;

n = 1.2;

Isu = 1e-6;

VTo = 0.4;

% compute

qF = logspace(-4,1.2,50);

i = qF.^2 + qF;


ID = i*Isu;

VP = UT*(2*(qF-1) + log(qF));

VG = n*VP + VTo;

% plot

semilogy(VG,ID); grid



g_m/I_D of the saturated transistor

$$\frac{g_m}{I_D} = \frac{d \log(i)}{dV_G} \quad \left\{ \begin{array}{l} d \log(i) = \frac{di}{i} = \frac{2q_F + 1}{i} dq_F \\ \text{and} \\ dV_G = n dV_P = nU_T \left(2 + \frac{1}{q_F} \right) dq_F = nU_T \frac{2q_F + 1}{q_F} dq_F \end{array} \right.$$

$$\frac{g_m}{I_D} = \frac{1}{nU_T} \frac{q_F}{i} = \frac{1}{nU_T} \frac{1}{q_F + 1}$$

sizing the Intrinsic Gain Stage by means of the
E.K.V. model

E.K.V. param



```
% data
fT = 1e8;
C   = 1e-12; } specs
```

```
n   = 1.2;
Isu = 1e-6;
VTo = 0.4;
```

g_m/I_D sizing



```
% compute
```

```
UT = .026;
ωT = 2*pi*fT;
gm = ωT*C;
```


```
qF = logspace(-4,1.5,50);
gmoverID = 1./(n*UT*(1+qF));
ID = gm./gmoverID;
IDu = Isu*(qF.^2 + qF);
WsL = ID./IDu;
VP = UT*(2*(qF+1) + log(qF));
VG = n*VP + VTo;
```

```
% plot
```

```
loglog(ID,WsL,'b',ID,VG,'r');
```


sizing the Intrinsic Gain Stage by means of the
E.K.V. model

strong inversion
approx.




weak inversion approx.

- The basic EKV / ACM model does not apply to short channel devices!
- Real $I_D(V_{GS})$ characteristics however look very similar.




- The spatial distribution of electrical fields in the substrate boils down to a **2D** problem controlled mainly by L , V_{SB} , V_{DS} , little by V_{GS} .
- The inversion layer confines to a **1D** problem controlled by V_{GS} and L , V_{SB} , V_{DS} .
- Is it possible to model $I_D(V_G)$ characteristics by means of the EKV / ACM model with parameters that are functions of L , V_S and V_D ?



E.K.V. Identification

to be performed in the
common source configuration

For L , V_S and V_{DS}




I_{su} (specific current)

$$\frac{V_{GS} - V_{To}}{n} = V_P \rightarrow q \nearrow \frac{I_{Du}(V_{GS})}{i} = I_{Su}(V_{GS})$$


$$I_{Su} = \underbrace{2nU_T^2 \mu_o C'_{ox}}_{I_{Suo}} \theta(i)$$

mobility degradation factor





For L , V_S and V_{DS}

Verification : $I_u(V_{GS})$ reconstruction



N-channel; $L = 100$ nm; $V_{DS} = 0.6$ V; $V_{SB} = 0.6$ V.



Outline

Sizing...

- the Intrinsic Gain Stage (I.G.S.)
 - g_m/I_D semi-empirical methodology
 - g_m/I_D compact model methodology
 - L-V, L-P, short channel I.G.S.
- the Miller Op. Amp.

Conclusion


$\frac{g_m}{I_D}$ does not depend on W
as long as $W \gg W_{min}$
(true for most analogue circuits)

depends on L , V_{DS} and V_{SB} for

- V_T roll-off
- D.I.B.L.
- C.L.M.
- mobility degradation
-

$f_T = 1 \text{ GHz}$; $C_o = 1 \text{ pf}$; $L = 120 \text{ nm}$; $V_S = 0$; $V_{DS} = 0.6 \text{ V}$;

strong
inversion
approx.



n , V_{To} and I_{Suo}
no mobility degradation: $\theta = 1$


$V_{GS} \text{ (V)}$

$I_D \text{ (A)}$

weak inversion approx.


$f_T = 1 \text{ GHz}$; $C_o = 1 \text{ pf}$; $L = 120 \text{ nm}$; $V_S = 0$; $V_{DS} = 0.6 \text{ V}$;

strong
inversion
approx.




Add drain junction cap. to C_o

$f_T = 1$ GHz; $C_o = 1$ pf; $L = 120$ nm; $V_S = 0$; $V_{DS} = 0.6$ V; $W_{max} = 1$ μ m;



Comparison with semi-empirical method (+++)


$f_T = 1$ GHz; $C_o = 1$ pf; $L = 120$ nm; $V_S = 0$; $V_{DS} = 0.6$ V; $W_{max} = 1$ μ m;



Param. dependence on V_{DS}

1) n small

2) $V_{To} \rightarrow$




Param. dependence on V_{DS}

1) n small

2) V_{To}

3) I_{Su}




$$V_{SB} = 0 \text{ V.}$$

Param. dependence on V_{DS}

1) n small

2) V_{To}

3) I_{Suo} →



Param. dependence on V_{DS}


1) n small

2) V_{To}


3) I_{suo}

4) $\theta(i)$ →


$$V_{SB} = 0 \text{ V.}$$



Verification : $I_{Du}(V_{DS})$ reconstruction (S.I.)



Verification : $I_{Du}(V_{DS})$ reconstruction (W.I.)



Outline

Sizing...

- the Intrinsic Gain Stage (I.G.S.)
 - g_m/I_D semi-empirical methodology
 - g_m/I_D compact model methodology
 - L-V, L-P, short channel I.G.S.
- the Miller Op. Amp.


Conclusion

1) fix **NDP**ole and **Z**ero with respect to ω_T to meet phase margin

$$\omega_T = \frac{g_{m1}}{C_m}$$


$$z = \frac{g_{m2}}{C_m} = \mathbf{Z} \omega_T$$

$$\omega_{ndp} = \frac{g_{m2}}{C_m} \frac{C_m^2}{(C_1 + C_2)C_m + C_1 C_2} = \mathbf{NDP} \omega_T$$



e.g. $Z = 10$ and $NDP = 4 \dots 5$
for phase margin of approx. 60°

2) Size the 'A' transistors.




3) Size the 'B' transistors.

more constraints

- zero systematic offset

$$V_{G3} = V_{G2}$$

$$\left(\frac{W}{L}\right)_3 = \frac{I_{D1}}{I_{Du2}}$$



- choose bias so that Q4 and Q5 are in strong inversion

$$I_{Du4} = I_{Du5}$$

$$\left(\frac{W}{L}\right)_4 = \frac{I_{D2}}{I_{Du4}}$$

$$\left(\frac{W}{L}\right)_5 = \frac{2I_{D1}}{I_{Du4}}$$

4) Estimate C_1 , C_2 , C_3 and compute C_m

Choose ...

- L_1 medium (voltage gain)
- L_2 min. size
- L_3 large for min $1/f$ noise (beware from doublet!)
- L_4 matching + size
- L_5 matching + common mode rejection


- the parasitic cap. are estimated knowing W 's and L 's + techno. data
- a new C_m is extracted from inverted NDP equation

$$C_m = 0.5 \frac{NDP}{Z} \cdot \left[C_1 + C_2 + \sqrt{(C_1 + C_2) + 4 \frac{Z}{NDP} C_1 C_2} \right]$$

reiterate until C_m gets constant

example

Spec: $f_T = 50 \text{ MHz}$;
 $C = 1 \text{ pF}$;
 $V_{DD} = 1.2 \text{ V}$;



$$\begin{aligned} q_{F1} &= 0.0316 \rightarrow 3.16 \\ q_{F2} &= 0.10 \rightarrow 2 \\ q_{F4} &= 2,90 \end{aligned}$$


q_F exploration
space

$$\begin{aligned} Z &= 10 \\ \text{NDP} &= 4 \end{aligned}$$


phase
margin

$$\begin{aligned} L1 &= 1 \text{ } \mu\text{m} \\ L2 &= 0.5 \text{ } \mu\text{m} \\ L3 &= 1 \text{ } \mu\text{m} \\ L4 &= 0.5 \text{ } \mu\text{m} \\ L5 &= 1 \text{ } \mu\text{m} \end{aligned}$$


W1




W2





W3




W4








constant supply (A)
constant active area (μm^2) 48






constant gain (dB)
 constant supply (A)
 constant active area (μm^2) 50

The selected point

qF
VGS (V)
I (μA)
W
L (μm)
gain (dB)

Q1	Q2	Q3	Q4	Q5
0.433	1.065	1.236	2.90	2.90
0.29	0.40	0.40	0.49	0.49
2 x 8.1	143.7	2 x 8.1		
67.3 1	47.5 0.5	2.23 1	57.83 0.5	7.69 1
45.1	39.2			
0.1965 C1 pF	1.0375 C2 pF	0.0576 C3 pF	0.6242 Cm pF	



gain = 81 dB
power consump. = 191 μW

Conclusion

$$g_m/I_D$$

- relates a small signal param. to a large signal quantity
- does not vary with transistor widths
- controls the mode of operation, power consump, gain ...

paves the way for sizing CMOS circuits

- semi-empirically
(look-up tables : I_D , g_m , g_d , ..)
- by means of the E.K.V./A.C.M. model
(parameters look-up tables or fitting functions)
 - simple expressions of I_D , g_m/I_D , g_d/I_D
 - q_F monitors mode of operation
 - increased physical insight

suitable for sub-micron low-voltage low-power circuits

g_m/I_D sizing methodology for low-power/voltage CMOS circuits

by P.G A. Jespers

to be published 2009 by Springer

paul.jespers@uclouvain.be

A list of references concerning the g_m/I_D methodology:

1) A g_m/I_D based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA.

F. Silveira, D. Flandre and P.G.A. Jespers

IEEE Journal of Solid-State Circuits, vol 31, n° 9, sept 1996, p. 1314 - 1319.

(the first reference)

2) A CAD methodology for optimizing transistor current and sizing in analog CMOS design.

D.M. Binkley, C.E. Hopper, S.D. Tucker, B.C. Moss, J.M. Rochelle and D.P. Foty.

IEEE Trans. on computer-aided design of integrated circuits and systems, vol 22, n° 2, Febr. 2003.

3) g_m/I_D -based mosfet modeling and modern analog design.

D. Foty, D. Binkley, Matthias Bucher.

Presented at MIXDES, Wroclaw, Poland, 20 June 2002.

4) Une méthodologie de conception des amplificateurs opérationnels à faible consommation

P. Jespers.

FTFC'2001 records, mai-juin, Paris, p.99-106

5) Automated design methodology for CMOS analog circuit blocks in complex systems.

R. Ionita, A. Vladimirescu and P.G.A. Jespers.

contact Prof Vladimirescu, UCBerkeley, BWRC, 2208 Allston Way, Berkeley, CA 94704.

6) Sizing of MOS transistors for amplifier design.

R.L. Oliveira Pinto, M.C. Schneider and C.G. Montoro.

ISCAS 2000.

7) A behavioral model of a 1.8-V flash A/D converter based on device parameters.

M. Hasan, H.H.P. Shen, D.R. Allee, M. Pennell.

IEEE Trans. on computer-aided design of integrated circuits and systems, vol 19, n° 1, Jan 2000, p 69-82