

Design of MOS Amplifiers Using gm/ID Methodology

Ashutosh Tiwari

Outline

- Introduction
- Why gm/Id Methodology
- Performance Metrics
- Generation Of Performance Curves
- Implementation And Design examples

Introduction

Mainstream methods assume generally strong inversion and use the transistor gate voltage overdrive (V_{ov}) as the key parameter. Micropower design techniques, on the other hand, exploit weak inversion models.

This methodology is based on a unified synthesis methodology in all the regions of operation of MOS transistor.

Introduction


- The method exploits the transconductance over dc drain current ratio (g_m/I_d) relationship versus the normalized current $[I_d/(W/L)]$.

Why gm/Id Methodology

Consider a simple common source amplifier, the power and bandwidth are given by following equations:

$$P = \frac{1}{2} \frac{V_{DD}}{R_L} \cdot A_{DC} \cdot V_{OV}$$

$$\omega_{-3dB} = \frac{3}{2} \frac{R_L}{R_i} \cdot \frac{1}{A_{DC}} \cdot \frac{\mu}{L^2} \cdot V_{OV}$$


$$\frac{W}{L} = \frac{g_m}{\mu C_{ox} V_{OV}}$$

With g_m and L fixed, smaller V_{ov} translates into a bigger (wider) device, and thus larger C_{gs} . So we conclude from this that the V_{ov} is not a good design parameter

Why gm/Id Methodology


The choice of gm/Id is based on its relevance for the three following reasons:

1. It is strongly related to the performances of analog circuits.
2. It gives an indication of device operating region.
3. It provides a tool for calculating the transistors dimensions.

How gm/Id is an indicator of the mode of operation?

$$\frac{g_m}{I_D} = \frac{1}{I_D} \frac{\partial I_D}{\partial V_G} = \frac{\partial(\ln I_D)}{\partial V_G} = \frac{\partial \left\{ \ln \left[\frac{I_D}{\left(\frac{W}{L}\right)} \right] \right\}}{\partial V_G}$$

This derivative is maximum in weak inversion region. The gm/Id ratio decreases as the operating point moves toward strong inversion.



What we really want from MOS transistor

- Large g_m without investing much current
- Large g_m without having large C_{gs}

To quantify how good of a job our transistor does, we can therefore define the following "figures of merit":

Performance Metrics of Interest:

- Transit Frequency: (or Unity Gain Frequency)

$$\omega_T = \frac{g_m}{C_{gs}}$$

It is the maximum frequency beyond which MOS transistor will not act as amplifier.

- Intrinsic Gain:


$$g_m r_o$$

- Trans-conductor Efficiency: (Should be high)
It is the efficiency of the MOS transistor to translate given current into an equivalent transconductance.


$$\frac{g_m}{I_D}$$

Generation of Performance Curves


gm/ID Simulation



gm/ID Vs Vov curve




Ashutosh Tiwari




Ashutosh Tiwari

ID/(W/L) Vs gm/ID curve




Ashutosh Tiwari



(gm_by_id_036)
(gm_by_id_072)
(gm_by_id_144)
5(gm_by_id_36)

Ashutosh Tiwari


ft Simulation




ft_036(gm_by_i
ft_072(gm_by_i
ft_144(gm_by_i
ft_36(gm_by_ic

Ashutosh Tiwari

Intrinsic Gain Simulation




Gm_{ro} Vs V_{ds} Curve



Ashutosh Tiwari

Design Example:



Given specifications

- DC gain=-2, $I_D \leq 1\text{mA}$, $f_{-3\text{dB}}=100\text{MHz}$, $C_L=10\text{pF}$

Ashutosh Tiwari

Solution:

– From the given specifications, we can find g_m and R_L as follows:

$$f_{-3dB} = \frac{1}{2\pi R_L C_L} \Rightarrow R_L = \frac{1}{2\pi \cdot 100\text{MHz} \cdot 10\text{pF}} = 159\Omega$$

$$A_{DC} = -g_m R_L = -2 \Rightarrow g_m = \frac{2}{159\Omega} = 12.6\text{mS}$$

- With the maximum available current, we have 1mA

$$g_m/I_D = 6.3 \text{ V}^{-1}$$

- From the current density chart, we can find out $I_D/(W/L)$ for the corresponding g_m/I_D .

$$I_D/(W/L) = ? \quad 10\mu\text{A}$$


- Get V_{ov} corresponding to g_m/I_D from g_m/I_D Vs V_{ov} chart

$$V_{ov} \cong ? \quad 0.3\text{V}$$

From this we get the device W as

$$W = I_D * L$$

Design Example: Differential Amplifier (Single Ended Output)



Ashutosh Tiwari



Thank You

?

Ashutosh Tiwari

References

- D. Flandre, A. Viviani, J.-P. Eggermont, P. Jespers, "Improved synthesis of regulated-cascode gain-boosting CMOS stage using symbolic analysis and gm/ID methodology", *IEEE Journal of Solid-State Circuits* (Special Issue on 22nd ESSCIRC conference), 32 (1997) 1006-1012.
- Silveira F., Flandre D., Jespers P.G.A. *A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-ion- insulator micropower OTA*. *IEEE Journal of Solid State Circuits*. Vol. 31, pg 1314-1319, Sept. 1996.