A quick search of the Xilinx Support web site reveals that this is a known issue.
Please refer to
**broken link removed**
Answer Record : 15474
Please review the above data and see if it pertains to your case. If so, then I believe your FPGA programmed properly. The software is just confused when attempting to verify it.