Gererate netlist with Verilog-A

Status
Not open for further replies.

georgemailo

Newbie level 4
Joined
Apr 26, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,323
Hello everyone.

I want to take one cell (with a schematic view) from my library and place it N times in a row in series. For example that could be a N-bit adder which is composed by 1bit cells. Can I do that in verilog-a using a for loop or something similar? Is there any other way?

I repeat that the original cell has only a schematic view (and a symbol). It does NOT have a verilog-a model.

Thank you all.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…