the diff between gate level and RTL level is only gate level need check timing. You can firstly pass netlist with STA and Formality check and then run a case, but for many design gate level simulation is not necessary after STA and Formal verification.