Hi All,
How is it possible to calculated the Gate Count just from the Verilog Code? How should it be calculated?
Are there any free tools, which can do such job?
Thank you!
---------- Post added 18-02-12 at 00:00 ---------- Previous post was 17-02-12 at 23:55 ----------
What is "Gate Factor"? How could it be calculated and used? Thank you!
you should synthesize the code first to know the the area of the whole design. Then divide the whole area by the area of 2 input NAND gate. This will give you the gate count of the design in terms of NAND2 gate equivalents. This is the most commonly used
you could count the number of flop you have in your design (in sync process), multiple by 2 to have the area of logic included and divide by the AND gate area, you will rougtly your estimations.
the bist area is very dependent of the memory type.
advantage of software:
you could change the algo.
could be done develop after tapeout
less gate (power...)
disadvantage:
less parallelisme.
could be execute at each power up, or need to be on the rom code...
rca dude where did you get the following. multiplying by 2 is not making sense to me. Could you please explain
"
you could count the number of flop you have in your design (in sync process), multiple by 2 to have the area of logic included and divide by the AND gate area, you will rougtly your estimations.
"
the bist area is very dependent of the memory type.
advantage of software:
you could change the algo.
could be done develop after tapeout
less gate (power...)
disadvantage:
less parallelisme.
could be execute at each power up, or need to be on the rom code...
Why SW should test memories on each power up? Is it not enough to check it once during the production? Can it mask the damaged memory cells or it depends on the running operation system?
As for the BIST, does it also run its tests on each power up or just during the production only?
Some system required to check the memory at each power up, for safety system for example to guaranty the perfect functionality
Normally at test production is enough.
For previous projects we seen this empiric ratio for std cell 1/3 for flop 2/3 for combinational logic for std cell area, memories & pads & others macros need to be added separetly.