Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Gain Vs current in Cadence

Status
Not open for further replies.

Amninder

Newbie level 6
Joined
Jul 12, 2009
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
California
Activity points
1,405
Hi All,

I am trying to design a common gate amplifier using cadence for gain > 30db and Bw >1 Ghz. I am using a current mirror to bias my NMOS amplifier transistor.

I want to know if there is any way that I can plot the Gain of my amplifier Vs Current because I know that the gain depends upon the current but I don't know the exact values of how it depends.

Any suggestion or reply would be of great help.
Regards.
Amninder Gill
 

master.ckt.breaker

Newbie level 6
Joined
Nov 2, 2009
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,357
Yes, you can use parametric analysis.
Use a variable for current value of the current source.
Define it in ADE.
Do simulation set-up for AC analysis.
Write an expression to print DC gain using calculator on ADE.
Run parametric analysis, choose parametric set. Vary the current variable over a range.
It will plot/print DC gain for different currents.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top