FSM more state vs less states

Status
Not open for further replies.
S

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Activity points
18,302
An FSM can be designed with many states and little conditional logic inside each state.
An FSM can be designed with few states and a lot of conditional logic inside each state.

As far as I understand, the first approach will always yield better performance (speed wise) at the expense of more flip flops...Am I right?
 

It will also incur more latency to get the job done, so there is a trade off in terms of how performance is measured.
 
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating

Two FSMs can also be designed with the exact same number of states and have a big difference in the amount of logic inside each state. A simple example of this is a decent size counter. When implemented as a straight binary counter, there will be more logic than when implemented with an LFSR counter. Same number of states, much different amount of logic.

Kevin Jennings
 
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…