Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

frequency divider 1 to 64

Status
Not open for further replies.

andrewm

Newbie level 3
Newbie level 3
Joined
Dec 8, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
England
Activity points
1,300
Hello,
Does anyone has an ideea on how can I implement a frequency divider with seven inputs and one output, which should divide clock pulse from one input by 1, 2, 3, 4, 5 upto 64 (based on a control signal given by other six inputs resulting the divided frequency on a single output) ? any ideea including scheme for this will be great welcomed and much thanked.
Thank you very much.
 

Re: frequency divider variable ratio 1 to 64

Take a look here : #1208075
 

Re: frequency divider variable ratio 1 to 64

Hi andrewm,

Is it important for you to have 50%-50% clock cycle?

Syswip,
http://syswip.com/
 

Re: frequency divider variable ratio 1 to 64

Hi Syswip,
Actually it does and I don't know how to implement it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top