Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

frequency comparator in pspice

Status
Not open for further replies.

mvvijay78

Member level 4
Joined
Oct 31, 2001
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
499
frequency comparator schematic

Hi all,
I want to implement the clock sync fuctionality for one of the
devices in pspice.The local oscillator produces oscillations of max 2MHz.The frequency comparator block has to compare the signal from local oscillator with the frequency of signal applied across one more
pin.Based on which frequency is higher the local oscillator must tune
to that frequency.
I want an ABM block that has two inputs v1 and v2.If the frequency
of v1 is greater than frequency of v2 the block should output 5V
and for other case output should be 0V
Is it possible to implement this fuctionality in pspice using the analog behavioual model :D :D :D .please suggest how to acheive this 8O 8O .
vicky
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top