Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FPGA with CML IO

Status
Not open for further replies.

engr_joni_ee

Advanced Member level 3
Joined
Nov 3, 2018
Messages
768
Helped
2
Reputation
4
Reaction score
4
Trophy points
18
Activity points
6,355
Hi, I am looking for an FPGA / SOC having CML I/O that can accept high speed ADC data.
 

Do we have such I/O in ZYNQ 7030 or 7045 that can receive ADC digital data with CML specification JESD204.
 

Hi, I am planing to use ADS54J20 which is 12 bit dual 1000 MSPS. We need to use ZYNQ SOC for some reason. I have checked that XC7Z035 and XC7Z045 have 16 GTX. The ADC have 16 digital outputs but I am not sure if XC7Z035 and XC7Z045 can support/receive1000 MSPS from ADC.

Just another question for my understanding. If the FPGA/ZYNQ SOC have GTX, then do I still need to use the XIlinx LogiCORE™ IP JESD204 core ?
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top