Welcome to EDAboard.com
Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
FPGA synthesis and false path
- Thread starter sun_ray
- Start date
- Status
K-J
Advanced Member level 2
Setting a false path is only necessary if the path truly is false and can never occur.
Consult the instructions for the FPGA synthesis tool that you are using.
Kevin Jennings
StJo
Newbie level 1
It depends strongly on your design if it is necessary or not
Some timing violations can be ignored, e.g. the hardware sets an register-bit but it doesnt matter if this bit is really set in the next cycle or some cycle later.
In that case you're allowed either to set a false path or a multicycle path
Some timing violations can be ignored, e.g. the hardware sets an register-bit but it doesnt matter if this bit is really set in the next cycle or some cycle later.
In that case you're allowed either to set a false path or a multicycle path
rca
Advanced Member level 4
defining false path is only required to meet the timing. if you could do without it's safer, because you are sure to not cut any unwanted path.
- Status