Setting a false path is only necessary if the path truly is false and can never occur.Is it necessary to set false path during FPGA synthesis?
Consult the instructions for the FPGA synthesis tool that you are using.How can it be done if it is yes?