Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

FPGA synthesis and false path

Status
Not open for further replies.

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
Is it necessary to set false path during FPGA synthesis? How can it be done if it is yes?

Regards
 

K-J

Advanced Member level 2
Joined
Jan 26, 2012
Messages
658
Helped
308
Reputation
620
Reaction score
301
Trophy points
1,343
Activity points
7,053
Is it necessary to set false path during FPGA synthesis?
Setting a false path is only necessary if the path truly is false and can never occur.
How can it be done if it is yes?
Consult the instructions for the FPGA synthesis tool that you are using.

Kevin Jennings
 

StJo

Newbie level 1
Joined
Dec 12, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,285
It depends strongly on your design if it is necessary or not
Some timing violations can be ignored, e.g. the hardware sets an register-bit but it doesnt matter if this bit is really set in the next cycle or some cycle later.
In that case you're allowed either to set a false path or a multicycle path
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
354
Reputation
708
Reaction score
326
Trophy points
1,363
Location
Marin
Activity points
8,522
defining false path is only required to meet the timing. if you could do without it's safer, because you are sure to not cut any unwanted path.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top