Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

FPGA design of symbol timing recovery for digital demodulation

Status
Not open for further replies.
A

Angelonut

Newbie level 6
Joined
Mar 30, 2011
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,368
Hi everyone,

i need some help on symbol timing recovery for digital communications. I have to implement it on FPGA...so do you suggest me any materials or resources to understand better the problem???

thanks in advance!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top