bansalr
Full Member level 3
Hi,
I have a doubt regarding the FPGA configuration file is this remain fix irrespective of the Logic utilization.
I assume i to be fixed.
Any comments or supporting docs are welcome
I have a doubt regarding the FPGA configuration file is this remain fix irrespective of the Logic utilization.
I assume i to be fixed.
Any comments or supporting docs are welcome