Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FPGA configuration file

Status
Not open for further replies.

bansalr

Full Member level 3
Joined
Dec 22, 2005
Messages
152
Helped
20
Reputation
40
Reaction score
5
Trophy points
1,298
Activity points
2,165
Hi,
I have a doubt regarding the FPGA configuration file is this remain fix irrespective of the Logic utilization.
I assume i to be fixed.

Any comments or supporting docs are welcome
 

yes length is fixed
 

    bansalr

    Points: 2
    Helpful Answer Positive Rating
so u mean to say something like this

say my conf. file size is 512kb and is it independent of logic in fpga...

like if we open tht file in word we can see 1's n 0's n some part is full of 0's...so when we add new logic in fpga, now in tht file the 0th part will be filled accrdingly... am i right?
 

For Xilinx, if you use a small amount of FPGA logic, then the configuration file will be mostly zeros. If you use lots of logic, then the configuration file looks more like a random assortment of zeros and ones. I haven't tried Altera, but the results may be similar.
 

in altera tht is hexout file

but pof and sof file has random characters....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top