Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FPGA and FT2232H (Sync FIFO + JTAG port)

Status
Not open for further replies.

Thoma HAUC

Junior Member level 2
Joined
May 25, 2008
Messages
23
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,457
Hello,

I plan to use a FT2232H for fast communication (Sync FIFO mode) with my application in FPGA.
I would also use it to update occasionally the configuration memory of the FPGA through JTAG.
The FPGA will be a XP2-17 from Lattice semiconductors.

I read in the datasheet that when you swith the FT2232H to Sync FIFO mode, resources from channel B are also used.
But I did not find what happens with the I/Os from channel B : tristated, tied to zero or tied to one.
Has anyone experience with this mode of FT2232H? What is the behavior of the channel B I/Os?

Another question I have not found an answer. Can I use channel B as a JTAG port if the channel A is disabled? Is it possible to disable the Sync FIFO mode on channel A?

Thank you in advance for your pratical feedbacks.

Thoma
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top