Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Floating point adder algorithm

Status
Not open for further replies.

panda1234

Full Member level 2
Full Member level 2
Joined
Jan 22, 2015
Messages
125
Helped
4
Reputation
8
Reaction score
4
Trophy points
18
Visit site
Activity points
1,172
Hi,
Below picture shows algorithm of adding floating point number but i have a question why we use 29 bit adder and what is sticky bit ?
Untitled.png
 

Why shouldn't it be 29 bits? Without knowing the width of your data, it's impossible to answer your question, but my GUESS is that it has to do with overflow. Sticky bits are flags for special cases, e.g., overflow, underflow, divide by zero,etc.
 

width of a floating number single precision in IEEE 754 is 32 bits.
Exactly my question is:we have 23 bits fraction part and 1 hidden bit and 2 bit for R and G and 1 bit for Sticky bit with sign extension we have two 28 bit number and need 28 bit adder but this adder is 29 bit why?
and what is sticky bit exactly?
 
Last edited:

First of all, you said nothing about IEEE 754 initially; it's not the only FP representation there is. If you add two 28-bit numbers, your result can require 29 bits (or a 28 bits and carry bit).
 
Thanks,and what is sticky bit exactly?

Just two links from many links displayed when using the search string "ieee 754 sticky bit".

**broken link removed**


Why can't posters use google, follow links, and read the information found on those sites?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top