Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Write process details are critical to holding off wearout, my
small experience with flash (really EEPROM) cell characterization
says that write time and voltage are very strong reliability
(retention / wearout) accelerators. You would probably want
to be real sure that, for example, the write supply voltage
is reliably within spec (or even skewed to the more reliable
end of spec) and similarly write cycle timing (although these
also interplay, to retention time via the written charge total).
Going too low will give you a soft retention failure while too
high will give you permanent degradation.
That's the same for any memory device: pulling out during writing at least corrupts the file currently to be written, and the memory administration, i.e. the contents directory which contains the pointers to the stored files. The memory itself isn't necessarily destroyed, but its directory probably is corrupt.