Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Flash ADC without clock-based comparator

Status
Not open for further replies.

eegchen

Member level 1
Joined
Mar 24, 2008
Messages
38
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,507
comparator without clock

hi,

I am designing a very high speed Flash ADC.
I use CML circuit
And if my input frequency is 2 GHz. And i use several open-loop amp to amplify the error signal to rail-rail(CML swing).

obviously, this will cause power and large delay.

But if this work, how can i determine the sample rate, because there is no clock used in my Flash ADC design.

best WIshes
Gang Chen
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top