Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Fixing large hold-time violation

Status
Not open for further replies.

easyaspie

Newbie level 2
Joined
Feb 14, 2006
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
We have a memory macro which is used within a synchronous circuit. The memory has a hold time of 35ns!! (350nm technology). Can the P&R tool (Encounter) fix this or do we have to fix this on the "functional" level?

Regards
 

you could fix it with Encounter, but it could be great to fix in functional code.
the memory provider confirms this huge hold constraints?
 

Unfortunately, yes. It is something like "due to the internal state machine".
 

If your memory is clocking by one edge of clock you can simply use opposite edge to clock data/addr lines registers to fix hold violations.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top