Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Find Critical Path in Cadence Genus?

Status
Not open for further replies.

Hillts

Newbie
Newbie level 3
Joined
Aug 18, 2022
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
25
I am trying to find the critical paths of the ISCAS benchmark circuits, and am not sure how to do that. Is there a method of doing this in Genus, as well as finding what types and # of gates are in this path?

Thank you in advance !!
 

just one limit to this report timing command, it does not check the path is real, means it could impossible to stimulate the path in reality.
 

just one limit to this report timing command, it does not check the path is real, means it could impossible to stimulate the path in reality.
yes, but there is no other approach. this is how STA works.
 

right, long time ago, PT was a "true" argument in the report timing and the tool should report only true path, but this is take too long and the argument rapidly disappeared.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top