NIJIL N
Newbie level 4
- Joined
- Sep 6, 2011
- Messages
- 6
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Location
- Chennai, Tamil Nadu, India
- Activity points
- 1,318
In Ethernet module , why do we need FIFO block before the mac layer ? Can we bypass it in FPGA?