FIFO full and empty design

[sun_ray]

Are FIFO full and empty signals for a synchronous FIFO need to be generated with respect to the clock? In what conditions the full and empty can be generated without respect to the clock? What are the conditions in which full and empty need to be generated with respect to the clock of the synchronous FIFO?