FEEDBACK code IN VERLOG

Status
Not open for further replies.
K

kunaldekate

Newbie level 3
Joined
Dec 14, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
nagpur
Activity points
1,295
I am working on Arbiter where the algorithm is i-SLIP,
where i am using Verilog code and working on XILINX FPGA,
i am getting problem with feedback circuit where i am unable to conect my output to input with ctrl signal please help me
 

HDL attempts to generate hardware. You have defined a combinatorial loop. eg:
assign x = x +1;
makes no sense as a combinatorial circuit. It will work as a sequential circuit. eg:
always @ (posedge clk) x <= x +1;
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…