Fault coverage in BIST circuit

Status
Not open for further replies.
C

crystal

Advanced Member level 4
Joined
Jun 12, 2003
Messages
117
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
1,008
I'm designing a BIST circuit for memory application using Verilog codes. Once I've got my design ready, how can I evaluate the fault coverage in my design - BIST? What's the normal practice?
 

Unlike random logic, we need to consider many more fault models for memories. Stuck-at fault model alone is not sufficient, since the density of SRAMs can cause transition, open, coupling, and many other different faults.
When you need to design a BIST circuitry, you would first select a known BIST algorithm to implement, normally some kind of March algorithm. The effectiveness of these well know BIST algorithms is documented in various papers. A good reference is Van de Goor's book "Testing Semiconductor Memories".
Here is a link to his paper on the effectiveness of different BIST algorithms in testing DRAMs. You can look at its references to read about testing SRAMs.

**broken link removed**
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…