Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Falling Edge Negative Overshoot on Transmission Line

Status
Not open for further replies.

rbmaze

Newbie level 3
Newbie level 3
Joined
Nov 5, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
47
I am trying to understand what is causing the negative overshoot of my 16 MHz clock signal. Basically my confusion is about the flow of current vs the direction of wave travel. When the clock generates a falling edge the current is flowing towards the source, but the wave is still propagating towards the load. Please see my simple bounce diagram.

My two ideas of what is happening are as follow. 1) The negative overshoot is caused by reflections at the load, just the same as positive overshoot. or 2) the negative overshoot is caused by reflections at the source, since current flow is opposite of a rising edge. I think the answer is 1, and details of what I think is happening are below. Can anyone please confirm my thinking is correct? Thank you!

Vpp of my clock is 3.3V. Is my source essentially -3.3V at t= 0? Prior to t=1T, the load is in a steady state of approx. 3.3V.

Between t=0 and t=1T, the -3.3V wave propagates towards the load. Once at the load, the output voltage is 3.3V (steady state) + (V1+) + (V1-) ~= 3.3 - 3.3 - (3.3*reflection coeff). This is where the negative overshoot comes from (V1-).

20140606_104027.jpg
 

you have given us WAY too little imformation to comment. What are you driving with, what is the load, how long is the transmission line, how are you making the measurement, what probes are you using, what is the rise/fall time.......
 

With drivers, usually logic 0 is lower impedance than logic 1. (except ARM they use fairly symmetrical 25 Ohm drivers from N and P CMOS gates.

When there is over/undershoot, this is usually a sign of inductive probe ground clip or signal path.

When undershoot is big with ringing,usually the driver impedance is lower than the transmission line but with high load impedance.. Applying a 200 Ohm termination should eliminate most of this to satisfy your understanding.

But if it is CMOS there will be Schottky clamp diodes. If it appears to exceed -0.5V then it is purely measurement error with probe ground length being too too and inductive.

Solution. remove probe sleeve and ground clip and use coaxial spring around barrel with outer last turn straighten as a ground probe on a ground test pin beside center probe signal pin ( solder short ground test pin on board if not handy. ) or buy a coil ground probe spring from TEK , or buy TEK differential FET buffered probes. ($)

Ensure decoupling caps are nearby on board. Breadboards are very noisy, since no ground planes and long wires.

All fast edges <0.1uS should be measured this way for textbook waveforms.
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top