Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

factor scaling in verilog for fft on overflow issue

Status
Not open for further replies.

siva_7517

Full Member level 2
Joined
Jan 16, 2006
Messages
138
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,401
verilog overflow

Hi,

I am designing a 8 point fft for 16 bit input with fixed point algorithm. Eventually, i am having a difficulty in overflow issue. My coding are in verilog. When i do adding it becomes 17 bit which is overflow. Can i get a simple code on verilog on how to do factor scaling ? Thanx

Siva
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top