Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Explanation of ERC, ESDDRC, ESDNET in layout verification

Status
Not open for further replies.

vreddy

Advanced Member level 4
Joined
Aug 12, 2006
Messages
109
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
2,051
can anyone tell :---

DRC--design rule check-----i know the details..
ERC---electrical rule check-----how it works?? these rules also given by foundry??
antenna DRC----is it the antenna effect which comes into picture during fabrication process.......there are antenna rules given by foundry....am i rht..
ESDDRC-----??
ESDNET-----??

I wanna explanation on ERC, ESDDRC, ESDNET.......??
its urgent
 

Layout verification

hello Vreddy

who ever is providing u with the rules file. check theire manual they will give u with the information of the different checks

SURESH
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top