Explain me this schematic of a delay cell

Status
Not open for further replies.

chacha

Member level 5
Joined
Oct 10, 2006
Messages
84
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,849
My doubt is regarding the delay cell design. I am attaching the paper i am referring to. Fig 6( of the paper) is the schematic of the delay cell.
The author says if the tail transistor is biased in the linear region, then the output swing of the oscillator will be constant over a wide range of frequncies..

Can any body explain the reason for this??

Thanks.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…