Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Example of divide by 5 counter with 50% duty cycle

Status
Not open for further replies.

seemagoyal44

Member level 1
Joined
Oct 20, 2007
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,535
design a divide by 5 50% duty cycle ,frquency of clock 100khz, o/p of clk with with 50% duty cycle.
 

Re: divide by 5

seemagoyal44 said:
design a divide by 5 50% duty cycle ,frquency of clock 100khz, o/p of clk with with 50% duty cycle.

The attached file detail the clock divider. This must help you.



David
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top