Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Event Coverage in IP verification

Status
Not open for further replies.

sheik_vb

Member level 3
Joined
Jul 21, 2006
Messages
58
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,508
Hi all,

What you mean by Event coverage in IP verification and how this can be done.

If anybody has related document. please share with me.

Regards,
Sheik
 

rsrinivas

Advanced Member level 1
Joined
Oct 10, 2006
Messages
415
Helped
50
Reputation
100
Reaction score
12
Trophy points
1,298
Location
bengalooru
Activity points
3,704
sheik_vb said:
What you mean by Event coverage in IP verification and how this can be done.
I think this is related to coverage.
this is done using any of the verification languages like e,vera or system verilog.
this are HVL's(hard ware verification i.e test bench language) for the HDL's.

Regards
Srinivas
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top