Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I guess the error is related to parameter comparison. You may comment out the parameter comparison statements and run LVS again.
BTW, are you using the diva tool?
something I want to make sure, before debugging the tool error message:
1. What version of Diva are you using, means Cadence version.
2. Where you got the rule deck, if its PDK developed, the debug the layout side. else something from rule deck point of view.
In this case, I think this is somethig compare error. trying to compare and argument types are missing. So check the netlist and make sure you have all right parameters.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.