Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] ERROR: HDLParsers:3312

Status
Not open for further replies.

femystika08

Newbie level 5
Newbie level 5
Joined
Dec 10, 2012
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,330
Here's the top-level architecture I'm trying to synthesize.

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity traitement_top is
Port ( mclk : in STD_LOGIC;
btn : in STD_LOGIC_VECTOR (3 downto 0);
sw : in STD_LOGIC_VECTOR (7 downto 0);
hsync : out STD_LOGIC;
vsync : out STD_LOGIC;
red : out STD_LOGIC_VECTOR (2 downto 0);
green : out STD_LOGIC_VECTOR (2 downto 0);
blue : out STD_LOGIC_VECTOR (1 downto 0));
end traitement_top;

architecture arch_traitement_top of traitement_top is

signal clr, clk25, vidon: std_logic;
signal hc, vc: std_logic_vector(9 downto 0);
signal M: std_logic_vector(7 downto 0);
signal rom_addr16: std_logic_vector(15 downto 0);


begin

clr <= btn(3);
U1 : clkdiv port map(mclk => mclk, clr => clr, clk => clk25);

U2 : vga_640x480 port map(clk => clk25, clr => clr, hsync => hsync,
vsync => vsync, hc => hc, vc => vc, vidon => vidon);

U3 : vga_bsprite port map(vidon => vidon, hc => hc, vc => vc, M => M,
sw => sw,
rom_addr16 => rom_addr16, red => red, green => green, blue => blue);

U4 : memory port map (addr => rom_addr16, clk => clk25, dout => M);


end arch_traitement_top;

When I synthesize a VHDL design, the VHDL parser reports one of the following errors:

ERROR:HDLParsers:3312 - "C:/Users/FEMI/Documents/Projects/traitement d'image/Projet_Final/traitement_top.vhd" Line 54. Undefined symbol 'clkdiv'.
ERROR:HDLParsers:3312 - "C:/Users/FEMI/Documents/Projects/traitement d'image/Projet_Final/traitement_top.vhd" Line 56. Undefined symbol 'vga_640x480'.
ERROR:HDLParsers:3312 - "C:/Users/FEMI/Documents/Projects/traitement d'image/Projet_Final/traitement_top.vhd" Line 59. Undefined symbol 'vga_bsprite'.
ERROR:HDLParsers:3312 - "C:/Users/FEMI/Documents/Projects/traitement d'image/Projet_Final/traitement_top.vhd" Line 63. Undefined symbol 'memory'.

Thanks for your help.
 

When instantiating a component you need to either:
1. Use direct instantiation
2. Add a component declaration.

You have done neither.
 
Oh my... Jeez. How could I have missed that.
I'll fix that and get back to you. Thanks!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top