error during simulation in cadence

Status
Not open for further replies.

prasadel06

Member level 2
Joined
Jan 8, 2007
Messages
44
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
1,511
hi ...

i am sumulating the inverter in cadence virtuoso schematic ...
then i am getting the error ..
*Error* fprintf/sprintf: format spec. incompatible with data - nil

and it is the simlating is going on...but no waveform is coming..

please help me..
thank you..
 

setenv NetlistMode Analog
 

hi...
i am not getting you ...can u give detailed solution...
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…