Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

error during simulation in cadence

Status
Not open for further replies.
P

prasadel06

Member level 2
Member level 2
Joined
Jan 8, 2007
Messages
44
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
1,511
hi ...

i am sumulating the inverter in cadence virtuoso schematic ...
then i am getting the error ..
*Error* fprintf/sprintf: format spec. incompatible with data - nil

and it is the simlating is going on...but no waveform is coming..

please help me..
thank you..
 

Y

yylei

Newbie level 5
Newbie level 5
Joined
Oct 10, 2006
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,324
setenv NetlistMode Analog
 

P

prasadel06

Member level 2
Member level 2
Joined
Jan 8, 2007
Messages
44
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
1,511
hi...
i am not getting you ...can u give detailed solution...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top